Texas Instruments TMS320C6712D Manuale Utente Pagina 74

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 102
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 73

   
SPRS293A − OCTOBER 2005 − REVISED NOVEMBER 2005
74
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)
ECLKOUT
CE[3:0]
BE[1:0]
EA[21:2]
ED[15:0]
ARE
/SDCAS/SSADS
AOE
/SDRAS/SSOE
AWE
/SDWE/SSWE
BE1 BE2 BE3 BE4
EA
Q1 Q2 Q3 Q4
9
1
4
5
8
8
9
6
7
3
1
2
ARE
/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM
accesses.
Figure 28. SBSRAM Read Timing
ECLKOUT
CE[3:0]
BE[1:0]
EA[21:2]
ED[15:0]
ARE
/SDCAS/SSADS
AOE/SDRAS/SSOE
AWE/SDWE/SSWE
BE1 BE2 BE3 BE4
Q1 Q2 Q3 Q4
12
11
3
1
8
12
10
4
2
1
8
5
EA
ARE
/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM
accesses.
Figure 29. SBSRAM Write Timing
Vedere la pagina 73
1 2 ... 69 70 71 72 73 74 75 76 77 78 79 ... 101 102

Commenti su questo manuale

Nessun commento