Texas Instruments TMS320C64x DSP Manuale Utente Scaricare il pdf (Pagina 27)

100

101

Video Port FIFO

Overview1-10 SPRU629

For 8/10-bit raw video, the FIFO is configured as a single buffer as shown in

Figure 1–7. The FIFO outputs data on the VDOUT[9–0] half of the bus. The

FIFO has a single read pointer and write register (YDSTA).

Figure 1–7. 8/10-Bit Raw Video Display FIFO Configuration

Data Buffer

(5120 bytes)

YDSTA

VDOUT[9–0]

8/10

Display FIFO

For locked raw video, the FIFO is split into channel A and B. The channels are

locked together and use the same clock and control signals. Each channel

uses a single buffer and write register (YDSTx) as shown in Figure 1–8.

1 2 ... 22 23 24 25 26 27 28 29 30 31 32 ... 305 306

Commenti su questo manuale

Nessun commento

Texas Instruments TMS320C64x DSP Manuale Utente Pagina 27

Commenti su questo manuale

Prodotti e manuali riguardandi no Texas Instruments TMS320C64x DSP